About | Contact Us | Register | Login
ProceedingsSeriesJournalsSearchEAI
sis 24(3):

Research Article

Fault Detection and Analysis in SRAM through Self Refreshing Operation

Download87 downloads
Cite
BibTeX Plain Text
  • @ARTICLE{10.4108/eetsis.4025,
        author={P Nirmalkumar and K Mythily and Deepa Jose and B Arun Kumar},
        title={Fault Detection and Analysis in SRAM through Self Refreshing Operation},
        journal={EAI Endorsed Transactions on Scalable Information Systems},
        volume={11},
        number={3},
        publisher={EAI},
        journal_a={SIS},
        year={2023},
        month={10},
        keywords={SRAM memory, Single Event Upset, soft error, (74) Hamming code, SECDED},
        doi={10.4108/eetsis.4025}
    }
    
  • P Nirmalkumar
    K Mythily
    Deepa Jose
    B Arun Kumar
    Year: 2023
    Fault Detection and Analysis in SRAM through Self Refreshing Operation
    SIS
    EAI
    DOI: 10.4108/eetsis.4025
P Nirmalkumar1, K Mythily1, Deepa Jose2,*, B Arun Kumar3
  • 1: Anna University
  • 2: KCG College of Technology
  • 3: Vellore Institute of Technology University
*Contact email: deepajose11@gmail.com

Abstract

Numerous soft faults in SRAM memory emerge as technological innovations scales down, resulting in single and several cell upsets. The increased use of transistors in space applications has rendered semiconductor devices more vulnerable to soft errors caused by harm from radiation. A single event upset (SEU) is occurring whenever a soft error produces a tiny bit flipped in a storage device. Because SEU faults affect system performance, they must be addressed as soon as possible. Error-correcting codes, like the method known as (7,4) hamming codes, were devised and their decoding and encoding procedures were verified. It also used to detect single errors that can be fixed. It also helps detect double errors, SECDED however repair of double errors is tough. The decoding and encoding techniques of these approaches were investigated, and all computational findings had been verified and executed in a Xilinx NEXYS 4 DDR FPGA board.

Keywords
SRAM memory, Single Event Upset, soft error, (74) Hamming code, SECDED
Received
2023-07-10
Accepted
2023-10-02
Published
2023-10-16
Publisher
EAI
http://dx.doi.org/10.4108/eetsis.4025

Copyright © 2023 P. Nirmalkumar et al., licensed to EAI. This is an open access article distributed under the terms of the CC BYNC-SA 4.0, which permits copying, redistributing, remixing, transformation, and building upon the material in any medium so long as the original work is properly cited.

EBSCOProQuestDBLPDOAJPortico
EAI Logo

About EAI

  • Who We Are
  • Leadership
  • Research Areas
  • Partners
  • Media Center

Community

  • Membership
  • Conference
  • Recognition
  • Sponsor Us

Publish with EAI

  • Publishing
  • Journals
  • Proceedings
  • Books
  • EUDL