ew 18: e12

Research Article

Design and Analysis of Energy Efficient Domino Logic Architectures with Single Electron Transistors in Pull Down Network and Keeper Topology

Download78 downloads
  • @ARTICLE{10.4108/eai.27-11-2020.167287,
        author={B. AnishFathima and M. Mahaboob},
        title={Design and Analysis of Energy Efficient Domino Logic Architectures with Single Electron Transistors in Pull Down Network and Keeper Topology},
        journal={EAI Endorsed Transactions on Energy Web: Online First},
        volume={},
        number={},
        publisher={EAI},
        journal_a={EW},
        year={2020},
        month={11},
        keywords={Energy Efficient Domino Logic Design, Single Electron Transistor, Nanotechnology},
        doi={10.4108/eai.27-11-2020.167287}
    }
    
  • B. AnishFathima
    M. Mahaboob
    Year: 2020
    Design and Analysis of Energy Efficient Domino Logic Architectures with Single Electron Transistors in Pull Down Network and Keeper Topology
    EW
    EAI
    DOI: 10.4108/eai.27-11-2020.167287
B. AnishFathima1,*, M. Mahaboob2
  • 1: Assistant professor, Sri Krishna College of Engineering and Technology, Coimbatore, India
  • 2: Assistant professor, Sri Eshwar College of Engineering, Coimbatore, India
*Contact email: anishfathimab@skceet.ac.in

Abstract

Nanotechnology and VLSI goes hand in hand. Modernization of electronics and communication systems has demanded for compactness of the devices with low power and high speed. Conventionally CMOS logic is preferred due to its low power and its high speed benefits. Researches demand a new logic style that can effectively replace conventional CMOS. Many styles including Domino logic are already gaining attention in this regard. The proposed work introduces Single Electron Transistors (SET) instead of NMOS in Pull Down Network and Keeper transistor of Domino Logic. As SETs are predominant in Nanotechnology, when employed in domino logic circuits as a fusion with normal MOS transistors will contribute effectively in terms of area, power and delay. The parameters are estimated with Cadence 45nm (SET- Spice Model) technology. The proposed domino logic architectures come up with an average of 68% energy efficiency when compared with conventional CMOS circuit and its Domino logic predecessors.