Research Article
Visualization of Simulation Results for the PERCS Hub Chip Performance Verification
@INPROCEEDINGS{10.4108/icst.simutools.2011.245536, author={Andreas Doering}, title={Visualization of Simulation Results for the PERCS Hub Chip Performance Verification}, proceedings={4th International ICST Conference on Simulation Tools and Techniques}, publisher={ICST}, proceedings_a={SIMUTOOLS}, year={2012}, month={4}, keywords={Simulation Performance Verification Visualization}, doi={10.4108/icst.simutools.2011.245536} }- Andreas Doering
Year: 2012
Visualization of Simulation Results for the PERCS Hub Chip Performance Verification
SIMUTOOLS
ICST
DOI: 10.4108/icst.simutools.2011.245536
Abstract
Performance verification ensures that an implementation of a given architecture will deliver the expected performance. The Productive, Easy-to-use, Reliable Computing System has particularly high performance goals measured at the progress of technology. Its Hub chip constitutes the main network and I/O component, and therefore strongly affects the system performance. Performance verification requires the rapid detection of performance deficits in tests with regular request patterns as well as the analysis of sophisticated problems in more complex test situations. In this paper, visualization methods and tools used in the performance verification of the PERCS Hub chip are presented. Not only existing tools, such as spreadsheets, were integrated, but also a new dedicated tool was developed.
