Relieving physical issues in new NoC-based SoCs

D. Mangano; A. Scandurra; C. Pistritto

2nd Internationa ICST Conference on Nano-Networks

Research Article

Relieving physical issues in new NoC-based SoCs

Download390 downloads

Cite: BibTeX Plain Text

@INPROCEEDINGS{10.4108/ICST.NANONET2007.2256,
    author={D. Mangano and A. Scandurra and C. Pistritto},
    title={Relieving physical issues in new NoC-based SoCs},
    proceedings={2nd Internationa ICST Conference on Nano-Networks},
    proceedings_a={NANO-NET},
    year={2010},
    month={5},
    keywords={NoC STNoC VSTNoC GALS mesochronous asynchronous synchronization.},
    doi={10.4108/ICST.NANONET2007.2256}
}

D. Mangano
A. Scandurra
C. Pistritto
Year: 2010
Relieving physical issues in new NoC-based SoCs
NANO-NET
ICST
DOI: 10.4108/ICST.NANONET2007.2256

D. Mangano¹^,*, A. Scandurra¹, C. Pistritto¹

1: IP&D - On Chip Communication Systems (OCCS) STMicroelectronics

*Contact email: daniele.mangano@st.com

Abstract

Many research activities in the area of Network on Chip (NoC) architectures have been performed. The results achieved up to now are quite attractive but often are not directly applicable because of technological reasons or implementation difficulty. In this paper an industrial experience is presented by introducing the approach followed to support the transition from the traditional interconnects to the NoC architectures. The paper mainly focuses on the strategy used to overcome physical issues and particularly the difficulty to perform system synchronization.

Keywords: NoC STNoC VSTNoC GALS mesochronous asynchronous synchronization.

Published: 2010-05-16
Modified: 2011-09-12

: http://dx.doi.org/10.4108/ICST.NANONET2007.2256