An FPGA-Based Implementation of the Pomaranch Stream Cipher

Paris Kitsos; Odysseas Koufopavlou

3rd International ICST Conference on Mobile Multimedia Communications

Research Article

An FPGA-Based Implementation of the Pomaranch Stream Cipher

Download336 downloads

Cite: BibTeX Plain Text

@INPROCEEDINGS{10.4108/ICST.MOBIMEDIA2007.1679,
    author={Paris Kitsos and Odysseas Koufopavlou},
    title={An FPGA-Based Implementation of the Pomaranch Stream Cipher},
    proceedings={3rd International ICST Conference on Mobile Multimedia Communications},
    proceedings_a={MOBIMEDIA},
    year={2010},
    month={5},
    keywords={eStream project stream cipher Pomaranch FPGA hardware implementation.},
    doi={10.4108/ICST.MOBIMEDIA2007.1679}
}

Paris Kitsos
Odysseas Koufopavlou
Year: 2010
An FPGA-Based Implementation of the Pomaranch Stream Cipher
MOBIMEDIA
ICST
DOI: 10.4108/ICST.MOBIMEDIA2007.1679

Paris Kitsos¹^,*, Odysseas Koufopavlou²^,*

1: Computer Science School of Science & Technology Hellenic Open University (HOU) Tsamadou 13-15, Patras, GR-26222, Greece +30 2610 367535
2: VLSI Design Laboratory Department of Electrical and Computer Engineering University of Patras Rio, GR-26500, Greece +30 2610 997318

*Contact email: pkitsos@ieee.org, odysseas@ece.upatras.gr

Abstract

As the versatility of small, low power devices increases and their use becomes commonplace, a need for secure communications among these devices has arisen. Pomaranch is a recently developed stream cipher with two major advantages: (i) the low hardware complexity, which results in small area and (ii) the good statistical properties. This architecture supports an 80-bit key and 32- to 108-bit IV. FPGA devices were used for the performance demonstration. A maximum throughput equal to 279 Mbps can be achieved, with a clock frequency of 279 MHz.

Keywords: eStream project stream cipher Pomaranch FPGA hardware implementation.

Published: 2010-05-16
Modified: 2011-09-19

: http://dx.doi.org/10.4108/ICST.MOBIMEDIA2007.1679