cs 19(16): e2

Research Article

Low Power Mixed-Signal SoC Integration and Verification Challenges with Third Party IP Cores

Download175 downloads
  • @ARTICLE{10.4108/eai.5-11-2019.162592,
        author={Ruchi Shankar and Prachi Mishra and Abhinav Parashar and Ashwini Kumary Padoor and Lakshmanan Balasubramanian},
        title={Low Power Mixed-Signal SoC Integration and Verification Challenges with Third Party IP Cores},
        journal={EAI Endorsed Transactions on Cloud Systems},
        volume={5},
        number={16},
        publisher={EAI},
        journal_a={CS},
        year={2019},
        month={11},
        keywords={Third party IP, MCU, IOT, EDA tool, SoC, CDC, RDC, DV},
        doi={10.4108/eai.5-11-2019.162592}
    }
    
  • Ruchi Shankar
    Prachi Mishra
    Abhinav Parashar
    Ashwini Kumary Padoor
    Lakshmanan Balasubramanian
    Year: 2019
    Low Power Mixed-Signal SoC Integration and Verification Challenges with Third Party IP Cores
    CS
    EAI
    DOI: 10.4108/eai.5-11-2019.162592
Ruchi Shankar1,*, Prachi Mishra1, Abhinav Parashar1, Ashwini Kumary Padoor1, Lakshmanan Balasubramanian1,*
  • 1: Connected MCU, Texas Instruments (India) Pvt. Ltd., Bengaluru, Karnataka, 560 093, India
*Contact email: r-shankar@ti.com, lakshmanan@ieee.org

Abstract

IP reuse is all about improving productivity and can result in significantly shrinking the design cycle time especially with configurable third party IP cores. Increasing amount of third party IPs find their way onto today's complex system-on-chip (SoC) designs. Hence it is paramount that designers build a large and expanding knowledge base incorporating lessons learned out of accumulated experience from several of designs containing a broad range of IP blocks into tangible design, verification and test methodology components. These components include checklists, automated IC analysis programs, and processes both internal and collaborative. This knowledge base is usually combined with the experience of the individual IP and EDA vendors to ensure the lowest possible risk to each design. Integrating third party IP core typically involves various challenges. These challenges involve compatibility with power, reset and clock (PRC) schemes, design methods used to achieve system low power goals, integration scalability, and design verification methods to achieve comprehensive entitled coverage. Resolving them requires additional design, integration and verification effort. Design verification (DV) in general could be more challenging, as most third party IPs are verified in isolation agnostic to the context of the system. Ensuring that the third party IP cores as used in the SoC will ultimately meet all requirements is a highly complex task that requires a dedicated, expert team with an explicit focus and responsibility towards this task. This paper outlines design and DV challenges and resolution in integrating third party IPs in today’s high-end ASICs/SoCs.