Mobile Lightweight Wireless Systems. Second International ICST Conference, MOBILIGHT 2010, Barcelona, Spain, May 10-12, 2010, Revised Selected Papers

Research Article

A Framework for the Design Space Exploration of Software-Defined Radio Applications

Download70 downloads
  • @INPROCEEDINGS{10.1007/978-3-642-16644-0_14,
        author={Thorsten Jungeblut and Ralf Dreesen and Mario Porrmann and Michael Thies and Ulrich R\'{y}ckert and Uwe Kastens},
        title={A Framework for the Design Space Exploration of Software-Defined Radio Applications},
        proceedings={Mobile Lightweight Wireless Systems. Second International ICST Conference, MOBILIGHT 2010, Barcelona, Spain, May 10-12, 2010, Revised Selected Papers},
        proceedings_a={MOBILIGHT},
        year={2012},
        month={10},
        keywords={Design Space Exploration Software-Defined Radio Architecture VLIW CoreVA},
        doi={10.1007/978-3-642-16644-0_14}
    }
    
  • Thorsten Jungeblut
    Ralf Dreesen
    Mario Porrmann
    Michael Thies
    Ulrich Rückert
    Uwe Kastens
    Year: 2012
    A Framework for the Design Space Exploration of Software-Defined Radio Applications
    MOBILIGHT
    Springer
    DOI: 10.1007/978-3-642-16644-0_14
Thorsten Jungeblut1, Ralf Dreesen1, Mario Porrmann1, Michael Thies1, Ulrich Rückert2, Uwe Kastens1
  • 1: University of Paderborn
  • 2: Bielefeld University

Abstract

This paper describes a framework for the design space exploration of resource-efficient software-defined radio architectures. This design space exploration is based on a dual design flow, using a central processor specification as reference for the hardware development and the automatic generation of a C-compiler based tool chain. Using our modular rapid prototyping environment RAPTOR and the RF-frontend DB-SDR, functional verification of SDR applications can be performed. An 802.11b transmitter SDR implementation is mapped on our CoreVA a VLIW architecture and evaluated in terms of execution time and energy consumption. By introducing application specific instruction set extensions and a dedicated hardware accelerator, execution time and energy consumption could be reduced by about 90%.