Scalable Information Systems. 4th International ICST Conference, INFOSCALE 2009, Hong Kong, June 10-11, 2009, Revised Selected Papers

Research Article

A Fully Data-Driven Reconfigurable Architecture with Very Coarse-Grained Execution Units

Download
648 downloads
  • @INPROCEEDINGS{10.1007/978-3-642-10485-5_1,
        author={Yuzhong Jiao and Xin’an Wang and Xuewen Ni},
        title={A Fully Data-Driven Reconfigurable Architecture with Very Coarse-Grained Execution Units},
        proceedings={Scalable Information Systems. 4th International ICST Conference, INFOSCALE 2009, Hong Kong, June 10-11, 2009, Revised Selected Papers},
        proceedings_a={INFOSCALE},
        year={2012},
        month={5},
        keywords={Reconfigurable architecture Processing element (PE) Execution unit (EU) Very-coarse-grained Fully-data-driven},
        doi={10.1007/978-3-642-10485-5_1}
    }
    
  • Yuzhong Jiao
    Xin’an Wang
    Xuewen Ni
    Year: 2012
    A Fully Data-Driven Reconfigurable Architecture with Very Coarse-Grained Execution Units
    INFOSCALE
    Springer
    DOI: 10.1007/978-3-642-10485-5_1
Yuzhong Jiao,*, Xin’an Wang,*, Xuewen Ni1,*
  • 1: Peking University
*Contact email: jiaoyz04829@szcie.pku.edu.cn, wangxa@szpku.edu.cn, nxw@pku.edu.cn

Abstract

There is a clear turning point in the development history of reconfigurable architectures. Larger execution units (EU) used to be adopted in special domain applications to improve the cost performance of programmable architectures. However, after the granularity of EUs came up to the level of arithmetic logic unit (ALU) and multiplication accumulation unit (MAC), the trend almost stopped. At present, a great number of reconfigurable architectures make use of simple Von-Neumann-architecture processing elements (PE) with such EUs as ALU and MAC. Actually, today’s application algorithms are far different from the previous counterparts with the development over the last decades. Larger operation units can be extracted from common application algorithms. Without the coherent enhancement of EUs, it is difficult for reconfigurable architectures to replace the application specific integrated circuits (ASIC) used for most of current high-throughput applications. In order to further improve the performance/cost ratio, this paper presents a novel architecture with very-coarse-grained EUs and fully-data-driven mechanism.