Nano-Net. 4th International ICST Conference, Nano-Net 2009, Lucerne, Switzerland, October 18-20, 2009. Proceedings

Research Article

Carbon Nanotube Nanorelays with Pass-Transistor for FPGA Routing Devices

Download120 downloads
  • @INPROCEEDINGS{10.1007/978-3-642-04850-0_9,
        author={Ming Liu and Haigang Yang and Sansiri Tanachutiwat and Wei Wang},
        title={Carbon Nanotube Nanorelays with Pass-Transistor for FPGA Routing Devices},
        proceedings={Nano-Net. 4th International ICST Conference, Nano-Net 2009, Lucerne, Switzerland, October 18-20, 2009. Proceedings},
        proceedings_a={NANO-NET},
        year={2012},
        month={5},
        keywords={FPGA carbon nanotube carbon nanorelay nanoelectromechanical switch CMOS-nano hybrid},
        doi={10.1007/978-3-642-04850-0_9}
    }
    
  • Ming Liu
    Haigang Yang
    Sansiri Tanachutiwat
    Wei Wang
    Year: 2012
    Carbon Nanotube Nanorelays with Pass-Transistor for FPGA Routing Devices
    NANO-NET
    Springer
    DOI: 10.1007/978-3-642-04850-0_9
Ming Liu1,*, Haigang Yang1,*, Sansiri Tanachutiwat2,*, Wei Wang2,*
  • 1: Chinese Academy of Sciences
  • 2: University at Albany
*Contact email: liuming@ime.ac.cn, yanghg@mail.ie.ac.cn, stanachutiwat@uamail.albany.edu, wwang@uamail.albany.edu

Abstract

In this paper, a novel reconfigurable architecture, cFPGA (CMOS-Nanorelay FPGA) is developed by integrating carbon nanorelays and CMOS devices to function as FPGA components. cFPGA is a highly efficient architecture, providing 2X density and standby power improvement along with 30% dynamic power reduction as compared to the CMOS FPGA circuits. This performance improvement is achieved by using 2T1N structures as routing switches: Two CMOS transistors (2T): one for programming purpose and the other for signal transmission; one nanorelay (1N): the switching element. These 2T1N structures do not have nanorelays in the signal path, thereby eliminating the large quantum resistance in the path. This is a significant improvement over the conventional CMOS-nanorelay hybrid FPGA circuits. The proposed cFPGA is implemented using vertical carbon nanotubes which are relatively easier to fabricate as compared with horizontal nanotubes.