Cognitive Radio Oriented Wireless Networks. 13th EAI International Conference, CROWNCOM 2018, Ghent, Belgium, September 18–20, 2018, Proceedings

Research Article

Detection of Different Wireless Protocols on an FPGA with the Same Analog/RF Front End

Download
279 downloads
  • @INPROCEEDINGS{10.1007/978-3-030-05490-8_3,
        author={Suranga Handagala and Mohamed Mohamed and Jieming Xu and Marvin Onabajo and Miriam Leeser},
        title={Detection of Different Wireless Protocols on an FPGA with the Same Analog/RF Front End},
        proceedings={Cognitive Radio Oriented Wireless Networks. 13th EAI International Conference, CROWNCOM 2018, Ghent, Belgium, September 18--20, 2018, Proceedings},
        proceedings_a={CROWNCOM},
        year={2019},
        month={1},
        keywords={Software defined radio Wireless protocols RF front end FPGA},
        doi={10.1007/978-3-030-05490-8_3}
    }
    
  • Suranga Handagala
    Mohamed Mohamed
    Jieming Xu
    Marvin Onabajo
    Miriam Leeser
    Year: 2019
    Detection of Different Wireless Protocols on an FPGA with the Same Analog/RF Front End
    CROWNCOM
    Springer
    DOI: 10.1007/978-3-030-05490-8_3
Suranga Handagala1,*, Mohamed Mohamed1,*, Jieming Xu1,*, Marvin Onabajo1,*, Miriam Leeser1,*
  • 1: Northeastern University
*Contact email: handagala.s@husky.neu.edu, mohamed.m@husky.neu.edu, xu.jiem@husky.neu.edu, monabajo@ece.neu.edu, mel@ece.neu.edu

Abstract

The surge in smart phones, tablets, and other wireless electronics has drastically increased data usage and wireless communication, creating massive traffic spectrum demand. Congestion is mainly due to inefficient use of spectrum, rather than spectrum scarcity. Spectrum coexistence schemes provide opportunities for efficient use of the spectrum. Furthermore, software-defined hardware reconfiguration after signal detection can be completed to reduce the power consumption of adaptive analog/RF front ends. In this paper, we propose a Wi-Fi and LTE protocol coexistence architecture, and present its implementation using a Xilinx evaluation board and ADI RF front end.