Research Article
A Dual-Issue Embedded Processor for Low Power Devices
@INPROCEEDINGS{10.4108/icst.iniscom.2015.258414, author={Hanni Lozano and Mabo Ito}, title={A Dual-Issue Embedded Processor for Low Power Devices}, proceedings={1st International Conference on Industrial Networks and Intelligent Systems}, publisher={ICST}, proceedings_a={INISCOM}, year={2015}, month={4}, keywords={embedded processors low power devices dual isuse}, doi={10.4108/icst.iniscom.2015.258414} }
- Hanni Lozano
Mabo Ito
Year: 2015
A Dual-Issue Embedded Processor for Low Power Devices
INISCOM
ICST
DOI: 10.4108/icst.iniscom.2015.258414
Abstract
Abstract—While energy efficiency is essential to extend the battery life of embedded devices, performance cannot be ignored. High performance superscalar embedded processors are more energy efficient than low performance scalar processors, however, they consume more power which is very limited in battery operated or self powered embedded industrial devices. In this paper we propose an energy efficient dual-issue embedded processor that can deliver up to 60% improvement in IPC (instruction-per-cycle) performance with less than 20% increase in power consumption compared to a single-issue scalar processor. In contrast to traditional multi-issue embedded processors that use power intensive superscalar techniques to extract instruction-level parallelism from applications, the proposed processor uses simple hardware techniques to resolve instruction scheduling conflicts. The processor is optimized for implementation on low cost FPGA which makes it a suitable candidate for cost sensitive embedded industrial applications.