Quality, Reliability, Security and Robustness in Heterogeneous Networks. 9th International Conference, QShine 2013, Greader Noida, India, January 11-12, 2013, Revised Selected Papers

Research Article

High Speed Reconfigurable FPGA Based Digital Filter

Download
495 downloads
  • @INPROCEEDINGS{10.1007/978-3-642-37949-9_41,
        author={Navaid Rizvi and Raaziyah Shamim and Rajesh Mishra and Sandeep Sharma},
        title={High Speed Reconfigurable FPGA Based Digital Filter},
        proceedings={Quality, Reliability, Security and Robustness in Heterogeneous Networks. 9th International Conference, QShine 2013, Greader Noida, India, January 11-12, 2013, Revised Selected Papers},
        proceedings_a={QSHINE},
        year={2013},
        month={7},
        keywords={DSP FPGA FIR Filter FSM},
        doi={10.1007/978-3-642-37949-9_41}
    }
    
  • Navaid Rizvi
    Raaziyah Shamim
    Rajesh Mishra
    Sandeep Sharma
    Year: 2013
    High Speed Reconfigurable FPGA Based Digital Filter
    QSHINE
    Springer
    DOI: 10.1007/978-3-642-37949-9_41
Navaid Rizvi1,*, Raaziyah Shamim2,*, Rajesh Mishra1, Sandeep Sharma1,*
  • 1: Gautam Buddha University
  • 2: JIIT
*Contact email: navaid@gbu.ac.in, raaziyah.shamim@jiit.ac.in, sandeepsharma@gbu.ac.in

Abstract

Digital Finite Impulse Response filters are essential building blocks in most Digital Signal Processing (DSP) systems. A large application area is telecommunication, where filters are needed in receivers and transmitters, and an increasing portion of the signal processing is done digitally. However, power dissipation of the digital parts can be a limiting factor, especially in portable, battery operated devices. Scaling of the feature sizes and supply voltages naturally helps to reduce power. For a certain technology, there are still many kinds of architectural and implementation approaches available to the designer. In this paper, a reconfigurable FPGA based pipelined FIR filter is implemented and analyzed. This realized FIR filter is compared for area, power dissipation and data processing rate (throughput). Simulation and compilation of the VHDL code written for the implementation of FIR filters is done using Mentor Graphics ModelSim. For the synthesis targeting to FPGA Xilinx Virtex II Pro XP2VP30 device Xilinx ISE Design Suite 10.1 tool is used. Power estimation is done using Xilinx Xpower tool. FPGA implementation of FIR filter model with respect to power, silicon area, and data processing rate (throughput) is analysed.before and after the abstract. This document is in the required format.