



A Kind of Design for CCSDS Standard GF(2⁸) Multiplier

Wei Zhang^(✉), Aihua Dong, Hao Zhang, and Dacheng Cao

Shandong Institute of Space Electronic Technology, Yantai 264003, China
wzzw1219@126.com

Abstract. Through theoretical analysis, the calculation method of dual basis multiplication in GF (2⁸) field based on CCSDS Berlekamp is given. Based on this calculation method, a VLSI architecture for parallel multiplication and serial operation in circuits is proposed. At the same time, the hardware resource occupation and the timing performance of each VLSI architecture are analyzed in detail.

Keywords: CCSDS reed-solomon Code · Dual basis · Multiplication

1 Preface

In the Reed Solomon code specified in CCSDS standard, the codeword is located in GF (2⁸) Galois domain and is represented by Berlekamp [1]. Because the basis components used in Berlekamp representation are not directly related to common polynomial bases, polynomial dual bases and normal bases, the multiplication of two elements in Galois field under the Berlekamp representation can not be applied to the more mature design methods under the representation of other bases, such as polynomial base multiplication, dual base multiplication, normal base multiplication and so on [2]. In general, we can transform the Berlekamp base representation to other common base representations, and the results are then converted to the Berlekamp basis after calculating. This calculation process is relatively complicated. In this paper, a method for computing dual basis is proposed, which can be multiplied directly on the Berlekamp basis. The product of the two elements is still expressed by the Berlekamp basis, which greatly simplifies the calculation process and is convenient to realize in practical circuits.

2 Theoretical Analysis

The generating polynomial of GF (2⁸) field in CCSDS standard is shown in Formula 1:

$$F(x) = x^8 + x^7 + x^2 + x + 1 \quad (1)$$

The Berlekamp representation of any element Z in the GF (2⁸) field is shown in Formula 2:

$$z = z_0l_0 + z_1l_1 + z_2l_2 + z_3l_3 + z_4l_4 + z_5l_5 + z_6l_6 + z_7l_7 \tag{2}$$

The basic component series {l_i} and a group of base component series {u_i} are dual bases, and their corresponding relationship is shown in Table 1 (a is the primitive element).

Table 1. Dual relation between {l_i} and {u_i}

{l _i }	{u _i }
l ₀ = a ¹²⁵	u ₀ = a ^{117×0} = a ⁰
l ₁ = a ⁸⁸	u ₁ = a ^{117×1} = a ¹¹⁷
l ₂ = a ²²⁶	u ₂ = a ^{117×2} = a ²³⁴
l ₃ = a ¹⁶³	u ₃ = a ^{117×3} = a ⁹⁶
l ₄ = a ⁴⁶	u ₄ = a ^{117×4} = a ²¹³
l ₅ = a ¹⁸⁴	u ₅ = a ^{117×5} = a ⁷⁵
l ₆ = a ⁶⁷	u ₆ = a ^{117×6} = a ¹⁹²
l ₇ = a ²⁴²	u ₇ = a ^{117×7} = a ⁵⁴

We know that the key to the implementation of polynomial dual base multiplier is to generate polynomials in Galois domain, which defines the iterative relationship between polynomial basis components [3]. In GF (2⁸) domain, the iterative formula is shown in Formula 3:

$$a^8 = a^7 + a^2 + a + 1 \tag{3}$$

In the dual basis system {u_i} represented by Berlekamp, there is no iterative relationship determined by the generating polynomial, but according to the relationship between dual basis and trace [4], the following Formula 4, holds:

$$u_8 = a^{117×8} = a^{171} = Tr(u_{8*}l_0)u_0 + \dots + Tr(u_{8*}l_7)u_7 \tag{4}$$

Where Tr(.) is the trace function. Through calculation, the iterative relationship shown in Formula 1 can be obtained:

$$u_8 = u_7 + u_3 + u_1 + 1 \tag{5}$$

The following is the multiplication operation. Suppose:

$$a = bc \tag{6}$$

In the above formula,

$$\begin{aligned} a &= \sum a_i l_i \\ c &= \sum c_i u_i \\ b &= \sum b_i l_i \end{aligned} \tag{7}$$

There is:

$$a_i = Tr(a * u_i) = Tr(bc * u_i) = \sum_{j=0}^7 c_j Tr(bu_i u_j) = \sum_{j=0}^7 c_j Tr(bu_{i+j}) \quad (8)$$

When $i + j \leq 7$,

$$Tr(bu_{i+j}) = b_{i+j} \quad (9)$$

When $i + j > 7$, let $i + j = 8 + n$, according to Formula 5 we can get the following results:

$$Tr(bu_{i+j}) = Tr(bu_{8+n}) = Tr(bu_{7+n} + bu_{3+n} + bu_{1+n} + b_n) \quad (10)$$

Formula 10 produces the following iterative relationship:

$$\begin{aligned} Tr(bu_8) &= Tr(bu_{8+0}) = b_7 + b_3 + b_1 + b_0 \\ Tr(bu_9) &= Tr(bu_{8+1}) = b_8 + b_4 + b_2 + b_1 \\ &= b_7 + b_4 + b_3 + b_2 + b_0 \\ \dots\dots\dots \\ Tr(bu_{14}) &= Tr(bu_{8+6}) = b_{13} + b_9 + b_7 + b_6 \\ &= b_7 + b_6 + b_5 + b_3 + b_2 + b_1 + b_0 \end{aligned} \quad (11)$$

It can be seen that in CCSDS Berlekamp representation, there is also an iterative relationship similar to the common polynomial base representation, which suggests that we can use a similar implementation method to polynomial basis multiplication to design multipliers.

3 Hardware Structure

In GF (2⁸), “addition” corresponds to XOR operation in logic circuit, and “multiplication” corresponds to “and” operation. The multipliers used in Reed Solomon codes usually have serial structure and parallel structure.

3.1 Serial Structure

The hardware structure of the serial multiplier represented by Berlekamp is described in Fig. 1. The structure adopts the form of parallel input and serial output. Each clock cycle outputs one bit of product data. It takes 8 cycles to calculate a multiplication. The working principle of the circuit in Fig. 1 is analyzed below.




Fig. 1. Serial multiplier.

The first clock cycle: Multipliers $b_8 \sim b_0$ and multipliers $c_8 \sim c_0$ are input into corresponding registers in parallel. The output is:

$$a_i = b_0c_0 + b_1c_1 + \dots + b_7c_7 = a_0 \tag{12}$$

The second clock cycle:

$$b'_0 = b_1, b'_1 = b_2, \dots, b'_6 = b_7 \tag{13}$$

$$b'_7 = b_0 + b_1 + b_3 + b_7 \tag{14}$$

According to Formula 10, it can be calculated that:

$$b'_7 = b_8 \tag{15}$$

The output is:

$$a'_i = c_0b_1 + c_1b_2 + \dots + c_6b_7 + c_7b_8 = a_i \tag{16}$$

In this way, a_2, a_4, \dots, a_7 can be calculated in turn. It can be seen that the circuit shown in Fig. 1 is essentially a pulsating structure.

3.2 Parallel Architecture

The structure of the parallel multiplier represented by Berlekamp is described in Fig. 2. The function of module A is to calculate $b_8 \sim b_{14}$ from B_0 to B_7 according to the calculation method described in Eq. 8, and the function of module B is to calculate a bit of product according to Formula 6.

Taking B_8 as an example, the circuit structure for calculating the bit in module A is shown in Fig. 3.

All B modules have the same circuit structure, as shown in Fig. 4.




Fig. 2. Parallel multiplier




Fig. 3. Example of A module




Fig. 4. Example of B module

4 Analysis of Resources and Time Sequence

Table 2 shows the resource usage and timing comparison of serial and parallel multipliers. In the table, Na is the number of two input AND gates. Da is AND gates’s delay. Nx is the number of two input XOR gates. Dx is XOR gates’s delay. Nd is the number of triggers.

Table 2. Performance analysis of serial and parallel architectures.

		Na	Nx	Nd	Delay
Serial		8	7	8	Da + 7Dx
Parallel	A module	0	26	0	6Dx
	B module	8	7	0	Da + 7Dx

The statistics of hardware resources in CCSDS dual base multiplier do not include the hardware circuits needed to convert {l_i} basis to {u_i} basis. This is because in CCSDS Reed Solomon code decoding scheme, the common Berlekamp Massey algorithm or Euclid algorithm uses multiple multipliers. These multipliers share the same multiplier [5] and only need one conversion.

We can see that the XOR gate resources occupied by parallel multipliers are more than 4 times that of serial multipliers. In FPGA, XOR gates are scarce resources (one XOR gate for each LE), and the overall resource consumption of parallel multipliers is relatively large. The multiplier (B0 ~ B7) of serial multiplier needs to be saved for the next clock cycle, which increases the usage of 8 flip flops. In FPGA, flip flops are rich resources and will not become a limiting factor.

From the timing point of view, the parallel structure consumes more than six XOR gates’ inherent delay produced by a module than the serial structure. Assuming that the delay of the parallel structure is approximately equal to that of the gate and XOR gate, it can be estimated that the signal path delay of the parallel structure is twice that of the serial structure.

5 Conclusion

The key to the design of CCSDS standard Reed Solomon encoder and decoder is the multiplier design on Galois GF (2⁸). In order to reduce the resource consumption and improve the timing performance, the multiplier with simple structure and short path delay must be adopted. The design method of multiplier proposed in this paper uses the iterative relation of GF (2⁸) field on the dual basis of Berlekamp basis, and adopts the structure similar to polynomial basis multiplication. Compared with the commonly used dual base multiplier, the multiplier does not need to transform from the Berlekamp base representation to the dual base representation before the multiplication. In the calculation process, the basis transformation is performed automatically, and the calculated product is directly expressed on the Berlekamp basis. The hardware structure of the base transformation is omitted and the hardware structure is greatly simplified. The serial

multiplier needs 8 clock cycle processing delay, while the parallel multiplier only needs 1 clock cycle processing delay, but its resource usage is large and the timing path delay is long. In the actual using process, we can reasonably choose the serial or parallel structure according to the requirements of encoding and decoding delay clock cycle.

References

1. CCSDS 101.0-B-6: Telemetry Channel Coding, October 2002
2. Hsu, I.S., Troung, T.K., Deutsch, L.J., Reed, L.S.: A comparison of VLSI architecture of finite field multipliers using dual, normal, or standard bases. *IEEE Trans. Comput.* **37**(6), 735–739 (1988)
3. Fenn, S.T.J., Benaissa, M., Taylor, D.: Bit-serial Berlekamp-like multipliers for GF(2^m). *Electron. Lett.* **31**(22), 1893–1894 (1995)
4. Wang, X., Zhen, X.: *Error correcting codes - Principles and methods*. Xidian University Press, Xi'an (2001)
5. Troung, T.K., Cheng, T.C.: A new decoding algorithm for correcting both erasures and errors of reed-solomon codes. *IEEE Trans. Commun.* **51**(3), 381–388 (2003)