



# Fast Statistical Modelling of Temperature Variation on 28 nm FDSOI Technology

Abdelgader M. Abdalla<sup>1</sup>(✉), Isiaka A. Alimi<sup>1</sup>, Manuel González<sup>2</sup>,  
Issa Elfergani<sup>1</sup>, and Jonathan Rodriguez<sup>1</sup>

<sup>1</sup> Instituto de Telecomunicações, Department of Electronics, Telecommunications and Informatics (DETI), Universidade de Aveiro, 3810-193 Aveiro, Portugal

{a.m.abdalla,i.t.e.elfergani,jonathan}@av.it.pt, iaalimi@ua.pt

<sup>2</sup> Evotel Informatica SL, Madrid, Spain

m.gonzalez@evotel-info.com

**Abstract.** It is well known that the 28 nm fully depleted Silicon-On Insulator (FDSOI) node has a temperature effect due to the inherent pyroelectric and piezoelectric properties. In this paper, we introduce a spatial interpolation Lookup table (LUT) model considering temperature dependence of nanometer CMOS transistors. The novel methodology is used to build the bias current and capacitance LUTs for MOS transistor circuits under extensive variety of temperature values, evaluated under transient analysis. This innovative LUTs model significantly reduce the simulation runtime with sufficient accuracy using adaptive multivariate precomputed Barycentric relational interpolation for the appraisal temperature effects of 28 nm FDSOI node.

A transient analysis benchmark is employed in order to verify and validate the proposed models according to the well-known simulation models (i.e. the 28 nm FDSOI model and traditional spatial Lagrange model). The proposed model can significantly reduce the size of lookup table, thereby reducing the computational cost. Furthermore, the model outperform the 28 nm FDSOI compact physical model and the traditional spatial Lagrange model due to the reduced simulation runtime by up to eight orders of magnitude considering the temperature effect in 28 nm FDSOI innovation. Moreover, the proposed novel LUT based approaches are able to attain high precision with much reduced computational cost.

**Keywords:** Statistical modelling · Temperature variation  
28 nm FDSOI technology

## 1 Introduction

The 28 nm FDSOI node is a promising nano-CMOS technology offering several benefits such as reduction in power, space scaling, cost effective platform and performance enhancement. It also enables a lower VDD and acts as an electrostatic

---

This work was supported by the H2020-ECSEL-2017-1-783127.

© ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering 2019

Published by Springer Nature Switzerland AG 2019. All Rights Reserved

V. Sucasas et al. (Eds.): BROADNETS 2018, LNICST 263, pp. 289–298, 2019.

[https://doi.org/10.1007/978-3-030-05195-2\\_28](https://doi.org/10.1007/978-3-030-05195-2_28)

enhancer to reduce the short channel effects; and provisions for better energy management, thanks to an ultra-thin buried oxide (BOX) and body biasing characteristics over the counterpart conventional Bulk technology [1]. The body biasing feature is vastly efficient for adjusting the transistor channel, tolerating the optimization of dynamic and static power consumption [1]. In spite of its predominant attributes, operation of the 28 nm FDSOI node fluctuates when the temperature changes in relation to the climatic conditions; the materials utilized have inborn pyroelectric and piezoelectric properties that help in influencing its attributes and consequently the circuit performance [2]. The temperature performance of the logic gates and input-output (IO) cells planned depend on FDSOI transistors [3]. A switch in the working temperature causes the mobility to vary and prompts changes in the on-current  $I_{on}$ , threshold voltage  $V_T$ , and velocity saturation in each device [4]. In this aspect, ordinary compact and physical transistor models, such as Fe-FETs, BSIM, and PSP, comprise a substantial number of parameters and complicated equations in order to characterize the physical mechanisms, beyond the typical characterization for a short-channel device [4–6]. These sort of models have a high level of complexity and offer high precision mirroring the fundamental device physics. All things considered, they together, back-off the evaluation runtime. On the other hand, the empirical behavioral models of the circuit simulation depend on the LUT models. The LUT models comprise of the device input-output qualities and utilize some reasonable numerical interpolation, as well as numerical strategies to get working point values from the LUTs within the simulation process [7–10]. The LUT technique is simple to implement [11, 12]. Nevertheless, it requires a high density of data points, which lead to an expansion in the computational cost in the request procedure. In recent times, a novel LUT approach in view of a spatial Lagrange polynomial has been introduced in [13]. The foremost benefit of this approach, is that, numerical model can be obtained from the measured information set. Besides, it has a characteristic ability at the highest order of polynomial for any given arrangement of information. The use of this method (i.e. spatial Lagrange polynomial) to build behavioral transistor model with just a single expression gives an insight into the device behavior over the whole area of biasing and in all areas of operation as well as considering process, voltage and temperature (PVT) variation. Therefore, by exploiting this method, just one equation is required for characterizing the transistor considering all gates-biasing voltages within a high range of temperature, and for both the triode and saturation operation regions of the I-V characteristics [3, 13]. However, the principle downside of this technique, is that all work will be tunneled towards recalculating every single degree of the polynomial. This is not compatible with the wide deployment of multi-core architectures. Therefore, researchers have shown an increased interest in sequential optimizations algorithm if and only if it is effective in the perspective of parallel performance. In this paper, we adopt Barycentric rational interpolation because of ease of implementation using adaptive multivariate precomputed method that results in faster simulation and stability [15, 16]. Moreover, this method (i.e. Barycentric rational interpolation) has recently attracted an enormous community of both end-users and

developers from diverse disciplines. For example, standard optimization software like DAKOTA employs Barycentric rational interpolation for efficient global optimization of stochastic black-box systems [17,18]. This proposed model (i.e. Barycentric rational interpolation) is employed to build LUTs for both current-voltage (I-V) curve and capacitance-voltage (C-V) profile of a transistor as well as transconductance gm over an extensive variety of temperatures. Simulation results are given considering 28 nm FDSOI node. We compare this against legacy methodologies such as conventional Lagrange interpolation, and the compact physical transistor level model portrayed by 28 nm FDSOI in Cadence, exploiting the 5th degree of the polynomial for measuring both the I-V and C-V curve. Such an approach significantly simplifies the transistor model. Additionally, it decreases the computational cost by five orders of magnitude in the transient analysis without loss of fidelity.

This paper is organized as follows: in Sect. 2, mathematical formulas of the DC model for classical Lagrange, and Barycentric rational interpolation are briefly reviewed. Also, novel LUT approaches and their implementation details are discussed; Sect. 3 introduces small signal modeling for the extraction gate-source  $C'_{gs}$ , drain-source  $C_{ds}$ , and gate-drain  $C_{gd}$  as well as transconductance  $g_m$ ; Sect. 4 describes the system analysis; and in section V, model validation and simulation runtime are discussed and verified in transient analysis by comparing simulation results obtained in terms of output current, voltage, and simulation runtime with the measured model and conventional Lagrange.

## 2 DC Modeling

The dc model needs an appropriate expression to accurately describe and predict the measured current-voltage (I-V) characteristics over a wide temperature range. First we introduce the traditional recursive Lagrange, and Barycentric rational interpolation formulas. Subsequently, the proposed dynamic programming procedure which we developed by both Barycentric rational interpolation is given. The Lagrange interpolating polynomial. Initially, the Lagrange interpolating polynomial, indicated by  $P(x)$ , is one of a kind polynomial of degree  $m$  for which  $P(x_i) = f(x_i)$  for  $i = 0, 1, \dots, m$ . This can be expressed as [13]:

$$P(x) = \sum_i L_i \cdot f(x_i) \quad (1)$$

where  $(x_0, x_1, x_2, x_3, \dots)$  and  $(x_0, x_1, \dots, x_m)$  are the nodal points, and the Lagrange coefficient,  $L_i(x)$  is given by [9]:

$$L_i = \prod_{j=0, i \neq j}^m \frac{(x - x_j)}{(x_i - x_j)} \quad (2)$$

The coefficients have various properties that are suitable to be considered [13]. Lagrange coefficient formed for the  $m+1$  points  $(x_0, y_0), (x_1, y_1) \dots (x_m, y_m)$  is a polynomial of degree  $m$  which vanishes at  $x = x_0, \dots, x = x_{i-1}, x = x_{i+1}$  however,

when  $x = x_i$ , the value of the multiplier will be 1 (one). The type of the Lagrange coefficient in (refeq2) demonstrates that it depends just on the given  $x$ 's and is completely free of the  $y$ 's [14]. We employed the mentioned Lagrange definition of the univariate to elicit the tensor product of the  $I_{ds}$  drain current as a function of the gate to source voltage  $V_{gs}$  and temperature  $T$ , regarding Lagrange polynomial are expressed as follows:

$$I_{ds}(V_{ds}, V_{gs}, T) = \sum_{i=0}^n \sum_{j=0}^m f(V_{ds}, V_{gs}, T = T_i) \cdot L_{ij}(T_i, V_{gs_i}) \tag{3}$$

where  $V_{ds}$ , are the drain to source voltage. For  $L_{ij}$  the Lagrange multipliers can be stated as follows:

$$L_{ij}(T, V_{gs}) = L_i(T)L_j(V_{gs}), \quad 0 \leq i \leq n, \quad 0 \leq j \leq m \tag{4}$$

$$L_i(T) = \prod_{\tau=-n, \tau \neq i}^n \frac{(T - T_\tau)}{(T_i - T_\tau)} \tag{5}$$

$$L_j(V_{gs_j}) = \prod_{\rho=0, \rho \neq j}^m \frac{(V_{gs} - V_{gs_\rho})}{(V_{gs_j} - V_{gs_\rho})} \tag{6}$$

so, we have

$$L_{ij}(T_\tau, V_{gs_\rho}) = \begin{cases} 1 & i = \tau, j = \rho \\ 0 & \text{otherwise} \end{cases} \tag{7}$$

### 3 Barycentric Rational Interpolation

The traditional Lagrange interpolation has specific limitations in terms of computational cost since each interpolation requires  $O(n^2)$  additions and multiplications; increasing accuracy requires addition of a new data pair that results in the calculation of whole new LUTs. This makes the scheme to be numerically unstable, especially for higher order systems. These limitation are compensated by Barycentric rational interpolation [16]. Also, evaluation of each interpolation requires  $O(n^2)$  additions and multiplications. We adopt Barycentric Lagrange interpolation because it is fast and stable [16]. This is due to the pre-computed techniques of the Barycentric weights that reduce its computational complexity to  $O(n)$  compared to  $O(n^2)$  operations of the conventional Lagrange [16, 18].

The univariate of the Barycentric rational formula (sometimes called second (true) form of the barycentric recipe)  $P(x)$  is stated as follows [16]:

$$P(x) = \frac{\sum_{j=1}^{n+1} \frac{w_j}{x - x_j} f_j}{\sum_{j=1}^{n+1} \frac{w_j}{x - x_j}}, \quad j = 1, \dots, n + 1 \tag{8}$$

where  $w_j$  is Barycentric weights. The symmetry in Eq. (8) shows that the interpolant  $P(x)$  can be computed fast in  $O(n)$  operations [16]. This weight is defined as:

$$w_j = \prod_{j=0, j \neq k} (x_j - x_k)^{-1} \tag{9}$$

In order to build the LUT for the proposed model based on Barycentric rational interpolation, we consider multivariate of a continuous function  $f$ , i.e.  $I_{ds} = f(I_{ds_{ij}} | (V_{gs}, V_{ds}, T))$  for  $i = 1, \dots, n$  and  $j = 0, \dots, k$ . The drain current  $I_{ds}$  for this method is stated as follows [17]:

$$I_{ds}(I_{ds_{ij}} | (V_{gs}, V_{ds}, T)) = \frac{\sum_{\tau=1}^{\alpha+1} \sum_{r=1}^{b+1} f(I_{ds_{ij}} | (V_{gs}, V_{ds}, T)) M}{\sum_{\tau=1}^{\alpha+1} \sum_{r=1}^{b+1} M} \quad (10)$$

where  $M = \frac{w_{\tau r}(V_{gs_j}, V_{ds}, T=T_i)}{\phi_{\tau r}(V_{gs_j}, V_{ds}, T=T_i)}$

$$\phi_{\tau r}(\cdot) = \phi_{\tau}(V_{gs} - V_{gs_j}) \phi_r(T - T_r) \quad (11)$$

where  $w_{\tau r}(\cdot)$  are tensor product of Barycentric weights and can be expressed as:

$$w_{\tau r}(I_{ds_{ij}} | (V_{gs}, V_{ds}, T)) = w_{\tau, \alpha}(I_{ds_c} | (V_{gs}, V_{ds})) w_{r, b}(I_{ds_q} | (V_{gs}, V_{ds}, T)), \quad 0 \leq c \leq \alpha, 0 \leq q \leq r \quad (12)$$

where  $w_{\tau, \alpha}(\cdot)$ ,  $w_{r, b}(\cdot)$  are the subsets of the precomputed Barycentric weights for drain current  $I_{ds}$  with respect to the temperature variation, and defined as follows:

$$w_{\tau, \alpha} = \prod_{\tau=1, \tau \neq c}^{\alpha+1} (V_{gs_{\tau}} - V_{gs_c})^{-1}, \quad w_{r, b} = \prod_{r=1, r \neq q}^{b+1} (T_r - T_q)^{-1} \quad (13)$$

## 4 Small Signal Modeling

The 28 nm FDSOI node small-signal equivalent circuit suitable for low frequency process is depicted Fig. 1. It constitutes the intrinsic and extrinsic components for capacitance gate-source  $C_{gs}$ , drain-source  $C_{ds}$ , and gate-drain  $C_{gd}$ . Also it comprises transconductance  $g_m$ , gate, source and drain series resistances  $R_g$ ,  $R_s$  and  $R_d$ , respectively [20]. Keeping in mind the end goal to guarantees the charge conservative of 28 nm FDSOI node, the capacitance models are set to be a component of the cross voltage  $(V_{gs}, V_{ds})$  [21]. The previously mentioned capacitances are separated by means of two-port multibias  $s$ -parameter estimations at 3 GHz converted into  $y$ -parameters as defined [22]:


$$\begin{bmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22} \end{bmatrix} = j\omega \begin{bmatrix} C_{gs} + C_{gd} & -C_{gd} \\ C_{dg} - C_{gd} & C_{ds} - C_{gd} \end{bmatrix} \quad (14)$$

The detailed of the aforementioned equations and all extraction conditions are expressed in [23]. The partner capacitance conditions of (3) and (10) are reformulated and expressed as follows:

$$C_{ts}(V_{ds}, V_{gs}, T) = \sum_{i=0}^n \sum_{j=0}^m f(V_{ds}, V_{gs}, T = T_i) \cdot L_{ij}(T_i, V_{gs_i}) \quad t = g, d \quad (15)$$

$$C_{ts}(I_{ds_{ij}}|_{(V_{gs}, V_{ds}, T)}) = \frac{\sum_{\tau=1}^{\alpha+1} \sum_{r=1}^{b+1} f(I_{ds_{ij}}|_{(V_{gs}, V_{ds}, T)})M}{\sum_{\tau=1}^{\alpha+1} \sum_{r=1}^{b+1} M} \quad t = g, d \quad (16)$$

The adaptive univariate precomputed LUT proposed method (i.e. Barycentric rational algorithm) is employed in order to build the multivariate LUTs models for the capacitances  $C_{gs}$ ,  $C_{ds}$ , and  $C_{gd}$  as well as transconductance  $g_m$  by means of small signal analysis.




**Fig. 1.** Comprehensive small-signal equivalent circuit, exploited for the extraction of the extrinsic (represented ‘e’) and intrinsic (represented ‘i’) parameters of 28 nm FDSOI node


## 5 System Analysis

The models have been assessed on 28 nm FDSOI and the same device dimensions as those of in [20] are utilized for simulations. Figure 2 demonstrates the I-V coordinates of the model at the 28 nm FDSOI node with zero body bias and 1.5 V supply voltage, for both PMOS and NMOS devices. At  $-50^{\circ}\text{C}$ , the drain current ( $I_{on}$ ) is 4.8 mA, though it ascends to 6.2 mA at  $120^{\circ}\text{C}$  for a gate voltage  $V_{gs} = 1.5\text{ V}$ . This is because of the temperature reliance of the drain current having impact via the threshold voltage and channel mobility as  $I_{ds}(T) = \mu(T)[V_{gs} - V_T]$ . The  $[V_{gs} - V_T]$  term is the set-off drain current that increases with rise in temperature due to the threshold voltage reducing with temperature, as a result of significant errors in the 4th degree of the proposed models as stated in the previous work [14]. This error is reduced with the 5th degree estimate which demonstrates great concurrence with the measured information as appeared in Fig. 2(c–d).

Figure 3 (a–d) shows intrinsic capacitances and transconductance extracted from measurements (black), transitional Lagrange model and the proposed model (i.e. Barycentric rational algorithm). The entire results show excellent match between the proposed approaches and the measured model, as well as the conventional Lagrange model.




**Fig. 2.**  $I_{ds} - V_{ds}$  characteristics of 28 nm FD SOI: for 5 order (a)  $-50\text{ }^{\circ}\text{C}$  (b)  $60\text{ }^{\circ}\text{C}$  (c)  $80\text{ }^{\circ}\text{C}$  (d)  $120\text{ }^{\circ}\text{C}$



**Fig. 3.** Intrinsic capacitances and transconductance extracted from measurements (black) , Lagrange model and proposed models matching evaluation for 28 nm FDSOI node: (a)  $C_{gs}$  (b)  $C_{gd}$ , (c)  $C_{ds}$ , (d)  $g_m$

## 6 Model Validation and Simulation Runtimes

A transient analysis benchmark is used in the inverter circuit in order to verify and validate the proposed models over the BSIM SOI model and traditional spatial Lagrange model as shown in Fig. 4(a) and (b) . The results indicate a great



**Fig. 4.** Precision comparison: verify and validate the proposed models over the 28 nm FD SOI model and traditional.

**Table 1.** Model simulation runtime compared with 28 nm FDSOI model and the Lagrange model in transient simulation

	28 nm FDSOI			Lagrange			Barycentric rational algorithm		
	Step	Time(s)		Step	Time(s)		Step	Time(s)	
		T = -50 °C	T = 120 °C		T = -50 °C	T = 120 °C		T = -50 °C	T = 120 °C
4-bit static Adder	6500	200	245	6505	195	240	6505	20.5	26.7
8 stage NAND	7505	216	260	7506	210	256	7506	22.3	26.1
Inverter	4501	125	165	4507	120	161	4507	12.4	12.4

agreement between the forecasted values of the current and voltage at the output port, which affirms the good precision of the modelling, and the correctness of the model definition, portrayal, and extraction strategy. In addition, with this adequate precision, the two proposed approaches (i.e. Barycentric rational interpolation) can reduce the simulation runtime by up to eight orders of magnitude. This is as a result of the boost in the setup time due to the dynamic programming approach developed by both Barycentric rational algorithms as indicated in Table 1; the Dynamic programming methodology remarkably enhances the simulation proficiency. Simulation runtime assessments are achieved in transient analysis using various benchmark circuits in SPICE. The CPU running time are compared between the proposed models and the 28 nm FDSOI model, as well as the spatial Lagrange interpolation LUT base model. Table I demonstrates that the proposed models have not less than eight orders increase in simulation runtime in contrast to both the spatial Lagrange interpolation LUT and the 28 nm FDSOI model; this is due to the reduction in computational cost, which is as a consequence of the dynamic programming developed by both Barycentric rational algorithms. This progress of computational cost is significantly vital when the whole number of transistors continue expanding in a VLSI circuit [24]. All these results designate that the proposed model enhances model competence significantly without loss of fidelity.

## 7 Conclusion

The temperature models of the 28 nm FDSOI is discussed and verified with the measured data of both n- and p-channel devices from  $-50\text{ }^{\circ}\text{C}$  to  $120\text{ }^{\circ}\text{C}$ . Using simple adaptive multivariate precomputed developed by Barycentric rational interpolation to extrapolate I-V and C-V, the models achieves reduced simulation runtime with excellent accuracy in circuit analysis. Furthermore, the proposed models can enhance the simulation runtime by up to eight orders of magnitude and beyond without loss of fidelity.

## References

1. Planes, N., et al.: 28nm FDSOI technology platform for high-speed low-voltage digital applications. In: VLSI Technology (VLSIT), 2012 Symposium, pp. 133–134. IEEE, Honolulu, HI (2012)
2. Salvatore, G.A., Lattanzio, L., Bouvet, D., Ionescu, A.M.: Modeling the temperature dependence of Fe-FET static characteristics based on Landau's theory. *IEEE Trans. Electron Devices* **58**(9), 3162–3169 (2011)
3. Kumar, S.V., Kim, C.H., Sapatnekar, S.S.: Body bias voltage computations for process and temperature compensation. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **16**(3), 249–262 (2008)
4. Filanovsky, I.M., Allam, A.: Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits. *IEEE Trans. Circ. Syst. I Fundam. Theor. Appl.* **48**(7), 876–884 (2001)
5. Ku, J.C., Ismail, Y.: On the scaling of temperature-dependent effects. *IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.* **26**(10), 1882–1888 (2007)
6. Gildenblat, G., et al.: PSP: an advanced surface-potential-based MOSFET model for circuit simulation. *IEEE Trans. Electron Devices* **53**(9), 1979–1993 (2006)
7. Thakker, R.A., Sathe, C., Baghini, M.S., Patil, M.B.: A table-based approach to study the impact of process variations on FinFET circuit performance. *IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.* **29**(4), 627–631 (2010)
8. Bourenkov, V., McCarthy, K.G., Mathewson, A.: MOS table models for circuit simulation. *IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.* **24**(3), 352–362 (2005)
9. Li, X., Yang, F., Wu, D., Zhou, Z., Zeng, X.: MOS table models for fast and accurate simulation of analog and mixed-signal circuits using efficient oscillation-diminishing interpolations. *IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.* **34**(9), 1481–1494 (2015)
10. Graham, M.G., Paulos, J.J.: Interpolation of MOSFET table data in width, length, and temperature. *IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.* **12**(12), 1880–1884 (1993)
11. Rofougaran, A., Abidi, A.A.: A table lookup FET model for accurate analog circuit simulation. *IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.* **12**(2), 324–335 (1993)
12. Schrom, G., Stach, A., Selberherr, A.S.: An interpolation based MOSFET model for low-voltage applications. *Microelectron. J.* **29**(8), 529–534 (1998)
13. Touhidur, R.: Physics Based Modeling of Multiple Gate Transistors on Silicon on-Insulator (SOI). The University of Tennessee, Knoxville (2009)

14. Abdalla, A.M., Elfergani, I.T.E., Rodriguez, J.: Modelling the temperature dependence of 28 nm Fully Depleted Silicon-On Insulator (FDSOI) static characteristics based on parallel computing approach. In: 2016 IEEE Nanotechnology Materials and Devices Conference (NMDC), pp. 1–2. IEEE, Toulouse (2016)
15. Hormann, K., Schaefer, S.: Pyramid algorithms for barycentric rational interpolation. *Comput. Aided Geom. D.* **42**, 1–6 (2016)
16. Berrut, J.P., Trefethen, L.N.: Barycentric lagrange interpolation. *SIAM Rev.* **46**, 501–517 (2004)
17. Zhao, A., Wang, B.: Lebesgue constant minimizing bivariate barycentric rational interpolation. *Int. J. App. Maths Info. Sci* **8**(1), 187–192 (2014)
18. Adams, B.M., et al.: DAKOTA, A Multilevel Parallel Object-Oriented Framework for Design Optimization, Parameter Estimation, Uncertainty Quantification, Technical report SAND2014-4253, Sandia National Laboratory (2014)
19. Goldman, R.: Pyramid algorithms A dynamic programming approach to curves and surfaces for Geometric Modeling. Morgan Kaufmann, San Francisco (2003)
20. Kilchytska, V., Makovejev, S., Md Arshad, M.K., Raskin, J.-P., Flandre, D.: Perspectives of UTBB FD SOI MOSFETs for analog and RF applications. In: Nazarov, A., Balestra, F., Kilchytska, V., Flandre, D. (eds.) *Functional Nanomaterials and Devices for Electronics, Sensors and Energy Harvesting*. EM, pp. 27–46. Springer, Cham (2014). [https://doi.org/10.1007/978-3-319-08804-4\\_2](https://doi.org/10.1007/978-3-319-08804-4_2)
21. Snider, A.D.: Charge conservation and the transcapacitance element: an exposition. *IEEE Trans. Educ.* **38**(4), 376–379 (1995)
22. Lai, S., Fager, C., Kuylenstierna, D., Angelov, A.I.: LDMOS modeling. *IEEE Microwave Mag.* **14**(1), 108–116 (2013)
23. Jang, J.: Small-signal modeling of RF CMOS. Masters thesis, Dept. Elect. Eng; Stanford Univ.; Stanford, CA, USA (2004)
24. Chen, M., Zhao, W., Liu, F., Cao, Y.: Fast statistical circuit analysis with finite-point based transistor model. In: 2007 Design, Automation Test in Europe Conference Exhibition, Nice, pp. 1–6 (2007)